Report copyright - Lógica Combinacional en VHDL (III)...Diseño de la ALU + 2 0 1 A B C out Y 3 0 1 F 2 F 1:0 [N-1] S N N N N N N N N N 2 o d F 2:0 Function 000 A and B 001 A or B 010 A + B 011 no usado
Please pass captcha verification before submit form